Wednesday, March 14 |
12:30 pm –
2:00 pm |
CGO/PPoPP Joint Lunch and Keynote Address: "Parallel Programming Environment: A Key to Translating Terascale Platforms into a Big Success"
Jesse Fang, Director and Chief Scientist of the Programming System Lab, Intel Corporate Technology Group
Abstract | Presentation |
2:00 pm –
2:30 pm |
Break |
2:30 pm –
2:35 pm |
Welcome and Opening Remarks
John Mellor-Crummey (Rice University) |
2:35 pm –
4:05 pm |
Session 1: Parallel Applications
Session Chair: P. Sadayappan (The Ohio State University) |
| |
Toward Terabyte Data Mining: An Architecture Conscious Solution
Gregory Buehrer, Srinivasan Parthasarathy, Tahsin Kurc, Joel Saltz, and Shirish Tatikonda (The Ohio State University) |
| |
Expressing and Exploiting Concurrency in Networked Applications with Aspen
Gautam Upadhyaya, Vijay Pai, and Samuel Midkiff (Purdue University) |
| |
DiSenS: Scalable Distributed Sensor Network Simulation
Ye Wen, Rich Wolski, and Gregory Moore (UC Santa Barbara) |
4:05 pm –
4:30 pm |
Coffee Break |
4:30 pm –
5:30 pm |
Session 2: Communication
Session Chair: Lauren L. Smith (U.S. Department of Defense) |
| |
Optimizing Communication Overlap for High-speed Networks
Costin Iancu and Erich Strohmaier (Lawrence Berkeley National Laboratory) |
| |
Using Connection-Oriented vs. Connectionless Transport on Performance and Scalability of Collective and One-Sided Operations: Tradeoffs and Impact
Amith R. Mamidala, Sundeep Narravula, Abhinav Vishnu, Gopal Santhanaraman, and Dhabaleswar K. Panda (The Ohio State University) |
Thursday, March 15 |
8:30 am –
9:00 am |
Continental Breakfast |
9:00 am –
10:30 am |
Panel: Potential Show-Stoppers for Transactional Synchronization
Moderator: Michael L. Scott (University of Rochester)
David Dice (Sun), Christos Kozyrakis (Stanford University), Christoph von Praun (IBM T.J. Watson Research Center), Ali-Reza Adl-Tabatabai (Intel)
Presentation PDFs: ALL | Scott | Dice | Kozyrakis | von Praun | Adl-Tabatabai |
10:30 am –
11:00 am |
Coffee Break |
11:00 am –
12:30 pm |
Session 3: Transactional Approaches
Session Chair: Siddhartha Chatterjee (IBM T.J. Watson Research Center) |
| |
Transactional Collection Classes
Brian D. Carlstrom, Austen McDonald, Michael Carbin, Christos Kozyrakis, and Kunle Olukotun (Stanford University) |
| |
Open Nesting in Software Transactional Memory
Yang Ni (Intel), Vijay Menon (Intel), Ali-Reza Adl-Tabatabai (Intel), Antony Hosking (Purdue University), Rick Hudson (Intel), Eliot Moss (University of Massachusetts at Amherst), Bratin Saha (Intel), and Tatiana Shpeisman (Intel) |
| |
Implicit Parallelism with Ordered Transactions
Christoph von Praun (IBM T.J. Watson Research Center), Luis Ceze (University of Illinois at Urbana-Champaign), and Calin Cascaval (IBM T.J. Watson Research Center) |
12:30 pm –
2:00 pm |
Lunch |
2:00 pm –
3:00 pm |
Session 4: Accelerators
Session Chair: Albert Cohen (INRIA Futurs) |
| |
Dynamic Multigrain Parallelization on the Cell Broadband Engine *BEST PAPER AWARD*
Filip Blagojevic (Virginia Tech), Dimitrios Nikolopoulos (Virginia Tech), Alexandros Stamatakis (Swiss Federal Institute of Technology), and Christos Antonopoulos (College of William and Mary) |
| |
Automatic Mapping of Nested Loops to FPGAs
Uday Bondhugula (The Ohio State University), J. Ramanujam (Louisiana State University), and P. Sadayappan (The Ohio State University) |
3:00 pm –
3:30 pm |
Coffee Break |
3:30 pm –
4:30 pm |
Session 5: Adaptive Parallelism
Session Chair: Sanjeev Kumar (Intel) |
| |
Work Stealing with Parallelism Feedback
Kunal Agrawal (MIT), Yu Xiong He (NUS), and Charles Leiserson (MIT) |
| |
Self-Adaptive Applications on the Grid
Gosia Wrzesinska, Jason Maassen, and Henri Bal (Vrije Universiteit Amsterdam) |
4:30 pm –
5:30 pm |
Break/Poster Session Setup |
5:30 pm –
7:30 pm |
Poster Reception (Logistics and Location) |
| |
Latency Hiding through Multithreading on a Network Processor
Xiaofeng Guo, Jinquan Dai, Long Li, Zhiyuan Lv, and Prashant R. Chandra (Intel Corporation) |
| |
Alert-on-Update: A Communication Aid for Shared Memory Multiprocessors
Michael F. Spear, Arrvindh Shriraman, Hemayet Hossain, Sandhya Dwarkadas, and Michael L. Scott (University of Rochester) |
| |
Featherweight Transactions: Decoupling Threads and Atomic Blocks
Virendra Marathe (University of Rochester), Tim Harris, and James Larus (Microsoft Research) |
| |
Conservative vs. Optimistic Parallelization of Stateful Network Intrusion Detection
Derek Schuff, Yung Ryn Choe, and Vijay Pai (Purdue University) |
| |
Efficient Non-Blocking Software Transactional Memory
Virendra Marathe (University of Rochester) and Mark Moir (Sun Microsystems Laboratories) |
| |
Adaptive Structured Parallelism for Computational Grids
Horacio Gonzalez-Velez and Murray Cole (University of Edinburgh) |
| |
Fault Detection in Multi-Threaded C++ Server Applications
Arndt Muehlenfeld and Franz Wotawa (TU Graz) |
| |
MCSTL: The Multi-Core Standard Template Library
Felix Putze, Peter Sanders, and Johannes Singler (Universität Karlsruhe) |
| |
Improving Running Time and Programmer Productivity in Pipeline-Structured Applications
Elena Riccio Davidson (Dartmouth College) |
| |
Performance Evaluation of the Cray XT3 Configured with Dual-Core Opteron Processors
Sadaf Alam, Richard Barrett, and Jeffrey Vetter (Oak Ridge National Laboratory) |
| |
Speculations: Providing Fault Tolerance and Improving Performance of Parallel Applications
Cristian Tapus and Jason Hickey (California Institute of Technology) |
| |
Locality-Aware Connection Management and Rank Assignment for Wide-Area MPI
Hideo Saito and Kenjiro Taura (University of Tokyo) |
| |
Optimized Lock Assignment and Allocation: A Method for Exploiting Concurrency among Critical Sections
Yuan Zhang (University of Delaware), Vugranam C. Sreedhar (IBM T. J. Watson Research Center), Weirong Zhu (University of Delaware), Vivek Sarkar (IBM T. J. Watson Research Center) and Guang R. Gao (University of Delaware) |
| |
Promised Messages: Recovering from Inconsistent Global States
Françoise Baude, Denis Caromel, Christian Delbé, and Ludovic Henrio (INRIA-CNRS-Univ. Nice Sophia Antipolis) |
| |
Supporting Fault Tolerance in Streaming Grid Applications
Qian Zhu, Liang Chen, and Gagan Agrawal (The Ohio State University) |
| |
A Study of Tracing Overhead on a High-Performance Linux Cluster
Kathryn Mohror and Karen L. Karavanic (Portland State University) |
Friday, March 16 |
8:00 am –
8:30 am |
Continental Breakfast |
8:30 am –
9:30 am |
Keynote Address:
"Pervasive Parallel Computing: An Historic Opportunity for Innovation in Programming and Architecture"
Andrew Chien, Vice President, Corporate Technology Group, Director Intel Research
Session Chair: John Mellor-Crummey (Rice University)
Abstract | Presentation
|
9:30 am –
10:00 am |
Coffee Break |
10:00 am –
12:00 pm |
Session 6: Memory Models and Concurrency Analysis
Session Chair: Kathy Yelick (UC Berkeley/LBNL) |
| |
A Theory of Memory Models
Vijay Saraswat, Radha Jagadeesan, Maged Michael, and Christoph von Praun (IBM T.J. Watson Research Center) |
| |
Reordering Constraints for PThread-Style Locks
Hans-J. Boehm (HP Labs) |
| |
May-Happen-In-Parallel Analysis of X10 Programs
Shivali Agarwal (Tata Institute of Fundamental Research), Rajkishore Barik (IBM India Research Lab), Vivek Sarkar (IBM T.J. Watson Research Center), and Rudrapatna Shyamasundar (IBM India Research Lab) |
| |
Barrier Matching for Programs with Textually Unaligned Barriers
Yuan Zhang (University of Delaware) and Evelyn Duesterwald (IBM T.J. Watson Research Center) |
12:00 pm –
1:30 pm |
Lunch |
1:30 pm –
2:30 pm |
Session 7: Thread-Level Speculation
Session Chair: Vivek Sarkar (IBM T.J. Watson Research Center) |
| |
Speculative Thread Decomposition through Empirical Optimization
Troy A. Johnson, Rudolf Eigenmann, and T. N. Vijaykumar (Purdue University) |
| |
Tight Analysis of the Performance Potential of Speculative Thread-Level Parallelism
Arun Kejariwal (University of California, Irvine), Xinmin Tian (Intel), Milind Girkar (Intel), Wei Li (Intel), Sergey Kozhukhov (Intel), Hideki Saito (Intel), Utpal Banerjee (Intel), Alexandru Nicolau (University of California, Irvine), Alexander Veidenbaum (University of Illinois at Urbana-Champaign), and Constantine Polychronopoulos (University of Illinois at Urbana-Champaign) |
2:30 pm –
3:00 pm |
Coffee Break |
3:00 pm –
5:00 pm |
Session 8: Compilation, Performance and Energy
Session Chair: David Lowenthal (University of Georgia) |
| |
Compilation for Explicitly Managed Memory Hierarchies
Timothy Knight, Ji Young Park, Manman Ren, Mike Houston, Mattan Erez, Kayvon Fatahalian, Alex Aiken, William Dally, and Pat Hanrahan (Stanford University) |
| |
The Z-Polyhedral Model
Gautam Gupta (Colorado State University and IRISA) and Sanjay Rajopadhye (Colorado State University) |
| |
Methods of Inference and Learning for Performance Modeling of Parallel Applications
Benjamin Lee (Harvard University), David Brooks (Harvard University), Bronis de Supinski (Lawrence Livermore National Laboratory), Sally McKee (Cornell University), Martin Schulz (Lawrence Livermore National Laboratory), and Karan Singh (Cornell University) |
| |
Using Fine-Grain Multithreading for Energy-Efficient Computing
Alex Gontmakher (Technion), Avi Mendelson (Intel), and Assaf Schusster (Technion) |
5:00 pm –
5:15 pm |
Best Paper Award and Closing Remarks |
Saturday, March 17: Tutorials |
8:30 am –
10:00 am |
Programming with Cluster OpenMP (CANCELLED)
Transactional Programming in a Multi-Core Environment
Ali-Reza Adl-Tabatabai, Bratin Saha (Intel), and
Chrystos Kozyrakis (Stanford University) |
10:00 am –
10:20 am |
Coffee Break |
10:20 am –
12:00 pm |
Tutorial Part 2 |
12:00 pm –
1:30 pm |
Lunch |
1:30 pm –
3:20 pm |
X10: Concurrent Programming for Modern Architectures
Vijay Saraswat, Vivek Sarkar, and Christoph von Praun (IBM T.J. Watson Research Center) |
3:20 pm –
3:40 pm |
Coffee Break |
3:40 pm –
5:00 pm |
Tutorial Part 2 |